

Introduction

Ferroelectric devices for memories and unconventional computing

FIXIT Teaching Module

Dr.-Ing. Stefan Slesazeck, Dr. Suzanne Lancaster


stefan.slesazeck@namlab.com

namlab
a tu dresden company




Funded by
the European Union


103 years of ferroelectricity



71 years of ferroelectric memory



30 years of commercial FRAM



1993
Introduction of first commercially available FRAM product 512x8 by Ramtron (now Infineon)

- Ferroelectricity in Rochelle salt has been discovered 103 years ago by Josef Valasek
- Ferroelectric memories have been invented 71 years by Dudley Allen Buck
- FRAM is commercially available since 30 years. First products were offered by Ramtron

Introduction – First report of ferroelectric hafnium oxide

FIXIT

12 years of ferroelectric hafnia

Home > Applied Physics Letters > Volume 99, Issue 10 > 10.1063/1.3634052

Full • Published Online: 08 September 2011 Accepted: August 2011

Ferroelectricity in hafnium oxide thin films

Appl. Phys. Lett. **99**, 102903 (2011); <https://doi.org/10.1063/1.3634052>

T. S. Böscke^{1, a), b)}, J. Müller², D. Bräuhäus³, U. Schröder^{4, b)}, and U. Böttger³

Full • Submitted: 26 July 2011 • Accepted: 14 August 2011 • Published Online: 12 September 2011

Ferroelectric $\text{Zr}_{0.5}\text{Hf}_{0.5}\text{O}_2$ thin films for nonvolatile memory applications

Home > Journal of Applied Physics > Volume 110, Issue 11 > 10.1063/1.3667205

Full • Submitted: 23 September 2011 • Accepted: 05 November 2011 • Published Online: 07 December 2011

Ferroelectricity in yttrium-doped hafnium oxide

Journal of Applied Physics **110**, 114113 (2011); <https://doi.org/10.1063/1.3667205>

J. Müller^{1, a)}, U. Schröder^{2, b)}, T. S. Böscke^{3, b)}, J. Müller⁴, U. Böttger⁴, L. Wilde¹, J. Sundqvist^{1, b)}, M. Lemberger⁵, P. Kücher¹, T. Mikolajick^{2, 6}, and L. Frey^{5, 7}

View Affiliations View Contributors

4 years of ferroelectric AlScN

AlScN: A III-V semiconductor based ferroelectric

Cite as: J. Appl. Phys. **125**, 114103 (2019); doi: 10.1063/1.5084945


Submitted: 7 December 2018 • Accepted: 28 February 2019 •

Published Online: 18 March 2019


Simon Fichtner^{1, 2}, Niklas Wolff³, Fabian Lofink², Lorenz Kienle³, and Bernhard Wagner^{1, 2}

- Ferroelectric hafnium oxide was reported 12 years ago
- Research activities have reached new heights by having a CMOS compatible ferroelectric at hands
- Ferroelectric AlScN was reported only 4 years ago


Publications and citations on the topic “ferroelectric memories”




Ferroelectric crystal



Double well potential of ferroelectric material




Hysteresis




- Ferroelectrics have two stable polarization states that can be switched by applying an electric field
 → **no inefficiency** during writing → **lowest write energy** of known nonvolatile concepts

Lead-Zirconium Titanate (PZT)




ABO ₃	BaTiO ₃	PZT
A ²⁺	Ba ²⁺	Pb ²⁺
O ²⁻	O ²⁻	O ²⁻
B ⁴⁺	Ti ⁴⁺	Zr ⁴⁺ / Ti ⁴⁺

Strontium-Bismuth-Tantalate (SBT)




SBT
Sr ²⁺
O ²⁻
Ta ⁵⁺
Bi ³⁺

Polyvinylidenefluoride (PVDF)




U. Schröder et al., Nature Reviews Materials 2022

Orthorhombic Hafnium Oxide (X:HfO₂)



T. Mikolajick et al., IEDM 2019, TED 2020, JAP 2021

Aluminum Scandium Nitride (AlScN)



$2P_R$
 E_C
 k
CMOS
Comp.

$\sim 30-60 \mu\text{C}/\text{cm}^2$
 $\sim 0.1 \text{ MV}/\text{cm}$
 $\sim 300 - 600$
Low to **Medium**

$\sim 15-30 \mu\text{C}/\text{cm}^2$
 $\sim 0.05 \text{ MV}/\text{cm}$
 $\sim 200 - 300$
Low to Medium



$\sim 10-15 \mu\text{C}/\text{cm}^2$
 $\sim 0.5 \text{ MV}/\text{cm}$
 ~ 10
very Low

$\sim 30-80 \mu\text{C}/\text{cm}^2$
 $\sim 1-2 \text{ MV}/\text{cm}$
 ~ 30
High

$\sim 150-250 \mu\text{C}/\text{cm}^2$
 $\sim 2-5 \text{ MV}/\text{cm}$
 ~ 25
Medium to High
Ideal fit to GaN HEMT

- Introduction
- **Ferroelectric memory devices**
 - Ferroelectric capacitor - FeCAP (for FeRAM)
 - Ferroelectric Field Effect Transistor - FeFET
 - Ferroelectric Tunneling Junction - FTJ
- Ferroelectrics for unconventional computing
- Ferroelectric device comparison
- Conclusion


- HfO_2 is a simple binary oxide
 - ➔ various mature deposition techniques
- Well known high-k material in semiconductor industry
 - ➔ CMOS compatible
- Robust ferroelectricity even upon
 - ➔ aggressive vertical and lateral scaling
- Large bandgap (5.3-5.7 eV)
 - ➔ reduced leakage




Three ferroelectric memory elements

FIXIT


FeCAP




Ferroelectric displacement current




FeFET




V_T shift due to polarization charges



FTJ




Polarization-dependent tunneling current




Three ferroelectric memory elements

FIXIT


FeCAP




Ferroelectric displacement current




FeFET




V_T shift due to polarization charges




FTJ




Polarization-dependent tunneling current







Current response during reading out of a capacitor



Readout in 1T-1C FeRAM cell




Comparison of stacked capacitor height between DRAM and HfO₂ based FeRAM




S. Slesazeck et al. IWCM2 2018

- For readout a pulse in a defined direction is applied to the capacitor
- If the ferroelectric does not switch then only the displacement current will flow
- If the ferroelectric switches, then in addition to the displacement current the switching current will flow
- Switched charge needs to be high enough to develop a reasonable voltage on the bitline



Schematic cross section of 130nm PZT FeRAM



TEM Cross section of PZT FeRAM capacitor






Image Copyright Chipworks


Bit distribution for 180nm PZT FeRAM chip in 2T-2C mode



Endurance of 180nm PZT FeRAM chip in 2T-2C mode



Retention test for 180nm FeRAM chip in 2T-2C mode with and without pre-cycling




- First ferroelectric memories came to market in the early 1990s
- Today state of the art is 130nm/90nm technology
- Very good performance and reliability data


K. R. Udayakumar et al., IMW 2013



SEM of HZO based FeRAM cells integrated in 130nm CMOS




Bit failures as a function of programming amplitude




T. Francois et al., IEDM 2019, 2021

T. Francois et al., TED 2022

Field dependent Endurance of MFM capacitor with Si-doped HfO₂ for different capacitor sizes




Retention of MFM capacitor with Si-doped HfO₂ for different capacitor sizes



R. Alcala et al., EDTM 2022

Extrapolated retention failure rate for different temperatures




Influence of area, Temp and Field on reliability of MFM capacitor with Si-doped HfO₂

	Wake-Up	Cycles to Break.	Imprint	Retention
Area (↓)	-	↑	-	-
Temperature (↓)			↓	↑
Electric Field (↓)	-	↑		


R. Alcala et al., JEDS 2022

■ Promising data for integrated FeRAM using silicon doped hafnium oxide has been shown






Cross section of cell and top view of 64kbit 1T-1C HZO FeRAM




V_{BL} distribution of 1T1C HZO FeRAM for different capacitor sizes




J. Okuno et al., VLSI 2020

Simulated and measured read operation of 1T-1C HZO FeRAM




Time to breakdown for HZO as a function of electric field and film thickness




J. Okuno et al., JEDS

Weibull plot of the cycling failures measured and extrapolated for a 8nm thick HZO film




J. Okuno et al., EDTM

■ First promising data for integrated FeRAM using HZO has been shown




Polarization per footprint of 2D and 3D structure




J. Müller et al., IEDM 2013

Endurance of 3D structures for different cycling fields




P. Polakowski, IMW 2014


- 3D integration is straight forward based on available ALD processes



Process flow, cross vertical and top-view cross sections as well as XRD pattern for 5nm and 7nm HZO integrated into 1xnm technology



Characterization of writing process in 1xnm HZO based FeRAM




- First demonstration of HZO integration into 1xnm technology
- Little data publicly available so far

M. Sung et al., IEDM 2021


Three ferroelectric memory elements

FIXIT


FeCAP




Ferroelectric displacement current




FeFET




V_T shift due to polarization charges




FTJ




Polarization-dependent tunneling current





Generic ferroelectric FET



Gate voltage

$$V_G = \varphi_S + \frac{Q_{sc}(\varphi_S)}{C_{Stack}} + E_{Fe} \cdot d_{Fe}$$


At flatband

$$V_{FB} = E_{Fe}(P = 0) \cdot d_{Fe}$$


Memory window

$$MW = V_{FB+} - V_{FB-} \approx 2 \cdot E_C \cdot d_{Fe}$$


- Q_{sc} is the space charge in the silicon and C_{stack} is the capacitance of the series connection of ferroelectric and dielectric capacitor (assumption: No trapped or fixed charge)
- The nonlinear and switching behavior of the ferroelectric as a function of the electrical field modifies the I-V characteristics of a FeFET compared to a normal MOSFET
- The ferroelectric switching leads to hysteresis
- The memory window depends on the coercive field and the thickness of the material




Cross sections of 28nm logic FETs and FeFET




22nm FDSOI FeFET device




10MbArray
Layout and test patterns




I-V curves for low and high VT states of 28nm FeFET device across wafer



Improvement of Variability over time



Cycling endurance behavior




M. Trentzsch et al.,
IEDM 2016

S. Dünkler et al.,
IEDM 2017


S. Beyer et al.,
IMW 2020

H. Mulasomanovic et al.,
Nanotechnology 2021

- Cell transistor only differs in HfO₂ details; Periphery devices not affected
- Array is fully functional and variability is continuously improving




Construction of VG vs. t_s plots using one shot switching in large and small devices




- VG vs. t_s plot can be used to extract retention behavior from switching experiments
- Switching in large and small devices is continuous vs. abrupt
- VG vs. t_s behavior is universal for large and small devices using one shot and accumulative switching

Comparison of accumulative switching (AS) and one shot switching (OSS) in large and small devices




H. Mulaosmanovic et al., TED 2020








Switching probability of scaled (80nm/20nm) FeFET



Accumulative switching of scaled FeFET



Number of pulses required to switch scaled FeFET as a function of pulse height and width




- Ultra-scaled FeFETs exhibit accumulative switching
- Probability curve is tunable
- The effect can be used for mimicking biological neurons


H. Mulaosmanovic et al., ACS AMI 2018

H. Mulaosmanovic et al., Nanoscale 2018









FDSOI FeFET illustrating front- and back-gate capacitances




Reading from front-gate



Reading from back-gate




Demonstration of 8- V_T levels




H. Mulaosmanovic et al., Nanoscale 2021


- With two different gates, the write and read paths of a FeFET can be decoupled
- With a significantly thicker gate dielectric in between second gate and channel, the read signal is amplified
- One possible implementation can be achieved by using the back-gate of an FDSOI device



FeFET integrated into 3D NAND




(a)




(b)


Cell distributions for 3bits per cell



Cell distributions for 4 bits per cell after 3k cycles



Cell distributions for 4bits per cell




- First data on integration of ferroelectric Hafnia into 3D NAND shows promising data even for 3 - 4 bits/cell operation

S. Yoon et al. , VLSI 2023


Three ferroelectric memory elements

FIXIT


FeCAP




Ferroelectric displacement current




FeFET




V_T shift due to polarization charges





FTJ



Polarization-dependent tunneling current












C. Richter et al., Adv. Electr. Mat.
3, 1700131, 2017

Single
layer FTJ



Double
layer FTJ



- The ferroelectric polarization alters the effective tunneling barrier
- Stable ferroelectric properties in our hafnia-based compounds only **for thickness > 5-8 nm** (down to 2nm was reported in literature)
- **Separation of switching and tunneling layer**






Crystallization annealing
With TiN Without TiN




- The switching current consists of polarization and dielectric displacement current
- The switching current scales linearly with the frequency






Crystallization annealing
With TiN Without TiN




Gradual switching: **analog** operations



Steep switching: **digital** operations


- The switching current consists of polarization and dielectric displacement current
- The switching current scales linearly with the frequency
- The polarization switching kinetics depend on the frequency as well
- Small changes in the material stack can have strong influence on the switching kinetics

Partial weight update in FTJs





Increasing V_{switch}

Increasing t_{pls}




- In order to switch additional domains, amplitude/time should be increased,
- or we need to rely on additional device mechanism (e.g. charge accumulation)






- Linear relation between on-current and area ($J \sim \text{some pA} / \mu\text{m}^2$)


- Linear relation between on-current and polarization




- A similar switching kinetic as in FeFETs can be observed




FTJ band diagram during read




S. Lancaster, APL (2022)






Voltage modulation




- + Largest conductance range
- Asymmetric

Time modulation




- + Pulse width easier to change on-chip than voltage
- + Medium conductance range

N_{pls} modulation




- + Easiest on-chip application
- Small conductance range
- Known (small) wait time between pulses necessary



➤ The programming algorithm affects the weight update → DTCO



- Charge trapping at the FE – DE interface
 - increases switching field and
 - decreases the depolarization field
- **Charge trapping is mandatory for double-layer FTJ operation**
- **Trapped electrons can lower the read current !!**





R. Fontanini et al., TED vol. 69,
no. 7, pp. 3694-3699, 2022.




IV-response during polarization switchign

200μm FTJ measurements




IV-response during DC read operation

- Polarization switching currents can be much larger than the DC-currents
- During read operation any transient switching has to be omitted





$$\Delta V_{n1} = \frac{A_{FTJ} \cdot J_{FTJ} \cdot time}{(C_{gate} + C_{FTJ})}$$



- Signal development at n1 after 100μs ~ **some 10mV**
- Increasing FTJ area and time increases the signal
- For large FTJ: self-capacitance of FTJ limits the signal

S. Slesazeck et al., IMW, 2019



$$C_{FTJ} = \underline{16fF / \mu m^2}$$

$$I_{on} = 10pA/\mu m^2$$

$$I_{off} = 1.5pA/\mu m^2$$

Calculate dV in readout case: $C = I * t / dV$

$$dV_{on} = I * t / C = 10pA * 100\mu s / 16fF = 62mV$$



$$dV_{off} = I * t / C = 1pA * 100\mu s / 16fF = 6mV$$

$$dV = dV_{on} - dV_{off} = 56mV \quad \text{after } 100\mu s$$

$$dV = \frac{I * t}{C_{FTJ}} = \frac{n * I * t}{n * C_{FTJ}}$$

- Assumption: $C_{FTJ} \gg C_M$
- dV depends mainly on I_{on} and I_{off} and C_{FTJ}
- Increasing FTJ area does not increase the dV!
- Readout is slow → parallel operation!





$$C_{FTJ} = 16 \text{ fF} / \mu\text{m}^2$$

$$I_{on} = 10 \text{ pA} / \mu\text{m}^2$$

$$I_{off} = 1.5 \text{ pA} / \mu\text{m}^2$$

Calculate dV in readout case: $C = I * t / dV$

$$dV_{on} = I * t / C = 10 \text{ pA} * 100 \mu\text{s} / 16 \text{ fF} = 62 \text{ mV}$$

$$dV_{off} = I * t / C = 1.5 \text{ pA} * 100 \mu\text{s} / 16 \text{ fF} = 6 \text{ mV}$$

$$U_{read} = 10 \text{ pA} * 2 \text{ V} * 100 \mu\text{s} = 2 \text{ fJ}$$



$$I_{off} = 56 \text{ mV}$$

after 100us

$$dV = \frac{I * t}{C_{FTJ}} = \frac{n * I * t}{n * C_{FTJ}}$$

- Assumption: $C_{FTJ} \gg C_M$
- dV depends mainly on I_{on} and I_{off} and C_{FTJ}
- Increasing FTJ area does not increase the dV!
- Readout is slow → parallel operation!





$$C_{FTJ} = 16\text{fF} / \mu\text{m}^2$$

$$I_{on} = 10\text{pA}/\mu\text{m}^2$$

$$I_{off} = 1.5\text{pA}/\mu\text{m}^2$$

Calculate dV in readout case: $C = I * t / dV$

$$dV_{on} = I * t / C = 10\text{pA} * 100\mu\text{s} / 16\text{fF} = 62\text{mV}$$

$$dV_{off} = I * t / C = 1.5\text{pA} * 100\mu\text{s} / 16\text{fF} = 6\text{mV}$$

$$U_{read} = 10\text{pA} * 2\text{V} * 100\mu\text{s} = 2\text{fJ}$$



$$U_{charge} = \frac{1}{2} C V^2 = \frac{1}{2} * 16\text{fF} * 2\text{V}^2 = 32\text{fJ}$$

after 100us

$$dV = \frac{I * t}{C_{FTJ}} = \frac{n * I * t}{n * C_{FTJ}}$$

- Assumption: $C_{FTJ} \gg C_M$
- dV depends mainly on I_{on} and I_{off} and C_{FTJ}
- Increasing FTJ area does not increase the dV!
- Readout is slow → parallel operation!





$$C_{FTJ} = 16\text{fF} / \mu\text{m}^2$$

$$I_{on} = 10\text{pA}/\mu\text{m}^2$$

$$I_{off} = 1.5\text{pA}/\mu\text{m}^2$$

Calculate dV in readout case: $C = I * t / dV$

$$dV_{on} = I * t / C = 10\text{pA} * 100\mu\text{s} / 16\text{fF} = 62\text{mV}$$

$$dV_{off} = I * t / C = 1.5\text{pA} * 100\mu\text{s} / 16\text{fF} = 6\text{mV}$$

$$\begin{aligned} U_{write} &= 200\text{fC}/\mu\text{m}^2 * 4\text{V} \\ U_{read} &= 10\text{pA} * 2\text{V} * 100\mu\text{s} \\ U_{charge} &= \frac{1}{2} C V^2 = \frac{1}{2} * 16\text{fF} * 2\text{V}^2 = 32\text{fJ} \end{aligned}$$

$$= 800\text{fJ}$$

$$= 2\text{fJ}$$


$$= 32\text{fJ}$$

after 100us

$$dV = \frac{I * t}{C_{FTJ}} = \frac{n * I * t}{n * C_{FTJ}}$$



- The read operation is very energy efficient – $2\text{fJ} / \mu\text{m}^2$!
- Increasing I_{on} could lower the write energy.








Work function engineering: lower Φ




- TiN (4.7 – 5.2 eV) $\rightarrow$ Al (4.0 – 4.2 eV)
- I_{on} and I_{off} increase



Estimated only
~20% domains
contribute to ,On'-
state
(high P_{loss})



- Improved current density, but imprint = fast loss of I_{on}
- Poor retention due to large built-in field
- Oxidation of electrode over time




- Doping Al into TiN electrodes reduces work function:
 - Maintain chemical stability of electrode-FE interface
 - Switching remains symmetrical
 - BEOL-compatible process


S. Lancaster, ESSDERC 2022, Milan, Italy

- Tunneling current ($\rightarrow$ WF) controllable by thickness of TiAl insert
- I_{on} improvement more than 10x



- **Less circuit overhead when using multiple FTJs for one read circuit**
 - ➔ **IMC, CIM, LIM, etc....**








$$dV = \frac{I * t}{C_{FTJ}} = \frac{n * I * t}{n * C_{FTJ}}$$


S. Lancaster, ESSDERC
2022

- Increasing the number of FTJs does not change $dV_{\min}$ and $dV_{\max}$!
- Increasing J_{on} by device engineering is decisive
- The ratio of $J_{\text{on}} / C_{\text{FTJ}}$ defines a window function, that could be interpreted as **Sigmoid or RELU** activation function 😊



S. Slesazeck, et.al., IEDM 2019

- Application of multiple parallel FTJs reduces circuit overhead
- Example: NAND/NOR logic gate, depending on the current threshold




Assuming a polarization of **20 $\mu\text{C} / \text{cm}^2$** : 200 fC / μm^2
Assuming a **0,1 % polarization loss**: 0,2 fC / μm^2

$$dV_{\text{on}} = dQ_p / C_{\text{FTJ}} = 0,2 \text{ fC} / 16 \text{ fF}$$

$$= \mathbf{12,5mV} \leftrightarrow \mathbf{dV = 56mV \text{ from } I_{\text{on}}}$$




- During read operation any polarization switching has to be omitted
- There is a **tradeoff between I_{on} and polarization loss dQ_p**
- Careful device design and selection of read voltage
→ **thorough DTCO**

Switching kinetics measurements




S. Lancaster, APL (2022)

Ternary Adder and Majority Operation



XOR = MAJ except for (000), (111) case

Input (A, B, C _{in})	MAJ	XOR
(000)	0	0
(001)	0	1
(010)	0	1
(011)	1	0
(100)	0	1
(101)	1	0
(110)	1	0
(111)	1	1



NVM Device	Energy	Latency	Power	Ref.
ASL-PMA	3.68 pJ	29 ns	0.12 mW	[32]
STT-MRAM	4.2 pJ	0.6 ns	7 mW	[33]
SOT-DW	0.031 pJ	495 ns	62.6 nW	[7]
FTJ	0.78 pJ	100 μs	7.8 nW	This work
CMOS	0.1 pJ	0.4 ns	0.25 mW	[7]



- Computing with three states enables “carry-free addition”
 - Majority gate is a basic building block for ternary addition
 - Ultra-low power ternary adder using FTJ for addition of very large vectors
- ➔ decreasing latency

Reuben, John, et al. Electronics 12.5 (2023): 1163.


- Introduction
- Ferroelectric memory devices
 - Ferroelectric capacitor - FeCAP (for FeRAM)
 - Ferroelectric Field Effect Transistor - FeFET
 - Ferroelectric Tunneling Junction - FTJ
- **Ferroelectrics for unconventional computing**
- Ferroelectric device comparison
- Conclusion

Increasing computing complexity for big data
and AI demand for **new computing architectures**


Neuromorphic Computing



Compute in Memory



Logic in Memory



S. Slesazeck, T. Mikolajick, Nanotechnology (2019)

➤ Memory remains one of the most important ingredients of electronic devices

Societal and Technological evolution → AI ↔ Climate change

- Worst case scenarios 2030: 1/3 of world-wide energy is eaten up by IT

ChatGPT's Electricity Consumption

ChatGPT may have consumed as much electricity as 175,000 people in January 2023.

<https://towardsdatascience.com/the-carbon-footprint-of-chatgpt-66932314627d> 25th of April 2023



- **A new energy-aware IT needs**
 - **low-power technologies**
 - **new computing concepts combining logic and memory functionality**


General:

- Highly parallel operation → high impedance devices
→ scalability
- Energy efficiency → low voltage operation
→ low write currents
→ non-volatility
- On-line learning → cycling endurance


Spiking Neural Networks:

- Linearity → switching kinetics
- Symmetry → switching kinetics
- Dynamic range → multi-level, variability

➤ Application dependent device requirements
beyond the needs of conventional memory




S. Slesazeck, T. Mikolajick, Nanotechnology (2019)



- Retention: Depolarization as a function of time
- Imprint: Parallel shift of hysteresis as a function of time
- Wake-up: Increase of polarization with field cycling in the early phase
- Fatigue: Loss of polarization with field cycling

T. Mikolajick, Ref. Mod. in Mat. Sc. and Mat. Eng., Elsevier 2016

Single Domain switching kinetics





FIXIT


Ultra-scaled FeFETs:

- $W=80$ nm
- $L=30$ nm



TEM
top-view



accumulative switching - neuron




random number generation







➤ Small FeFETs allow the investigation
of single domain switching

H. Mulaosmanovic et al., IEDM, (2015)
H. Mulaosmanovic et al., VLSI, (2017)
H. Mulaosmanovic et al., Nanoscale, (2018)







One Shot Switching (OSS)



Accumulative Switching (AS)



➤ OSS and AS obey the universal time-voltage dependence ...

✓ Decent **linearity** has been demonstrated for FeFET

✓ Gradual switching needs multiple domains → **large devices**


H. Mulaosmanovic, et al.
IEEE TED 67.12 (2020)



$$V_{BL} = \frac{C_{FE}}{(C_{FE} + C_{BL})} \times V_{PL}$$


$C_{FE} = C_0 \text{ or } C_1$

fail bitcount of **64kBit array**



J. Okuno et al., IMW 2021

fail bitcount of **1Mb array**




FeFET: L=450nm x W=450nm
-4.5V / +5V 10μs erase / program

S. Beyer et al., IMW, 2020


- In FeCAPs : ΔV_{BL} depends on the capacitor area
- In FeFETs the on-current can be easily tuned by W/L ratio
- ☑ FeFET / FeCAP memory arrays demonstrated (down to $\sim 0.2 \mu\text{m}^2$ device area)
- For smaller devices stronger variability sets in due to poly-crystalline material

Cycling endurance


FIXIT



T. Francois et al., IEDM 2019



T. Francois et al., APL 2021




M. Trentzsch et al., IEDM 2016

S. Dünkel et al., IEDM 2017

Si: HfO₂ FeFET features:

- 10 nm polycrystalline HfO₂
- Memory window > 1V
- Retention > 10 years
- Endurance: 10⁴–10⁵**





H. Mulaosmanovic et al., TED 2019

- ✓ FeCAPs show superior endurance behaviour
- ✓ FeFETs endurance is limited by the degradation of the interface dielectric
- Similar in double layer FTJ due to similar material stack

Cycling endurance



FIXIT



AJ. Tan et al., EDL 2021

✓ **Interfacial layer engineering (high-k SiON) reduces field stress**

convent. FeFET with IL IL-free IWO BEOL FeFET




S. Dutta, et al., EDL 43.3, 382-385, (2022).

M. Halter et al., ACS Appl. Mater. Interfaces 2020



✓ **Eliminating the interface in BEOL compatible FeFETs further improves cycling endurance**

Data retention



P. D. Lomenzo et al., NVMTS 2019

P. D. Lomenzo et al., ACS Appl. El. Mat. 2020



P. D. Lomenzo et al., APL 2020

Depolarization Field


$$E_{FE} = \frac{-Pd_{int}}{\epsilon_0(d_{int}\epsilon_{FE} + d_{FE}\epsilon_{int})}$$

Interface Field




$$E_{INT} = \frac{Pd_{FE}}{\epsilon_0(d_{int}\epsilon_{FE} + d_{FE}\epsilon_{int})}$$



H. Mulaosmanovic et al., TED 2020






B. Max et al., Electronics Letters 2020



✓ 10 year data retention for FeFET and FeCAP

- Non ideal electrodes, non-polar regions lead to a depolarization field
- In FeFETs and FTJs the interfacial layer increases the depolarization field

- Introduction
- Ferroelectric devices
 - Ferroelectric capacitor
 - FeCAP (for FeRAM)
 - Ferroelectric Field Effect Transistor
 - FeFET
 - Ferroelectric Tunneling Junction
 - FTJ
- Ferroelectrics for unconventional computing
- **Ferroelectric device comparison**
- Conclusion



	FeCAP	FeFET	FTJ
Non-volatility / data retention	✓	✓	✓
Programming voltages	✓	✓	✓
Non-destructive readout	✗	✓	✓
Cycling endurance	✓	✓	✓
Multi-level / analog switching	✓	✓	✓
Static read on-currents	✗	✓	✓
Fine-grained implementation	✓	✓	✓
Parallel operation	✓	✓	✓


Application


NVM

LiM / CiM / TCAM
CNN

Edge inference


Spiking





- There is a complex interplay between different reliability aspects of the ferroelectric devices that has to be tackled by thorough DTCO.

- HfO_2 -based ferroelectric devices are getting mature
- Switching kinetics have strong impact on device operation
- FeCAP is best suited for memory application
- FeFET is the most versatile ferroelectric device
- FTJ is the most interesting device for parallel operation
- A thorough DTCO is mandatory to get the ferroelectric devices run



THANK YOU!

QUESTIONS?

